Could I help you?
Cart 0
0 item(s) - $0.00

No products

To be determined Shipping
$0.00 Total

Check out

Quantity
Total
Product successfully added to your shopping cart
There are 0 items in your cart. There are 0 items in your cart.
Total
Continue shopping Proceed to checkout
IEC 63011-1 Ed. 1.0 b:2018

IEC 63011-1 Ed. 1.0 b:2018

IEC 63011-1 Ed. 1.0 b:2018 Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

standard by International Electrotechnical Commission, 11/28/2018

More details

Reduced price!
M00014407
New product
Limited time offer:

$36.90

$82.00

-55%

In stock

- +

Add to compare

 
More info

Full Description

IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.

Product Details

Edition: 1.0 Published: 11/28/2018 Number of Pages: 24 File Size: 1 file , 1.3 MB

 
Custom tab

This is a custom block edited from admin panel.You can insert any content here.

30 other products in the same category:

Compare 0
Prev
IEC 62474 Ed. 2.0 b:2018
Next
IEC 63033-2 Ed. 1.0 b:2018
Search

No products

To be determined Shipping
$0.00 Total

Check out

Continue shopping Compare